← Search

Animesh Basak Chowdhury

1 accepted papers

2024

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization

ICLR 2024poster

Logic synthesis, a pivotal stage in chip design, entails optimizing chip specifications encoded in hardware description languages like Verilog into highly efficient implementations using Boolean logic gates. The process involves a sequential application of logic minimization heuristics (``synthesis…

Cited by 5SourcePDFScholar