2015
Reducing FPGA algorithm area by avoiding redundant computation
ICRA 2015poster
We develop a new paradigm for designing fully streaming, area-efficient FPGA implementations of common building blocks for vision algorithm. By focusing on avoiding redundant computation we achieve a reduction of one to two orders of magnitude reduction in design area utilization as compared to prev…