2020
Energy Efficient Acceleration Of Floating Point Applications Onto CGRA
ICASSP 2020accepted
In this paper, we propose a novel CGRA architecture and associated compilation flow supporting both integer and floating-point computations for energy efficient acceleration of DSP applications. Experimental results show that the proposed accelerator achieves a maximum of 4.61 × speedup compared to…