← Search

Brucek Khailany

7 accepted papers

2026

LLM4Cov: Execution-Grounded Agent Learning for High-Coverage Hardware Verification

ICML 2026poster

Execution-grounded LLM agents offer a promising paradigm for learning from tool feedback, but such feedback is often expensive and slow to obtain, making online reinforcement learning (RL) impractical. High-coverage hardware verification exemplifies this challenge due to its reliance on industrial s…

Cited by 0SourceScholar
2026

LO-BCQ: Locally Optimal Block Clustered Quantization for 4-bit (W4A4) LLM Inference

ICML 2026poster

Post-training quantization (PTQ) is a promising approach to reducing the storage and computational requirements of large language models (LLMs) without additional training cost. Recent PTQ studies have primarily focused on quantizing only weights to sub-$8$-bits while maintaining activations at $8$-…

Cited by 0SourceScholar
2026

QuRL: Low-Precision Reinforcement Learning for Efficient Reasoning

ICLR 2026poster

Reinforcement learning with verifiable rewards (RLVR) has become a trending paradigm for training reasoning large language models (LLMs). However, due to the autoregressive decoding nature of LLMs, the rollout process becomes the efficiency bottleneck of RL training, consisting of up to 70\% of the…

Cited by 0SourceScholar
2026

ThinKV: Thought-Adaptive KV Cache Compression for Efficient Reasoning Models

ICLR 2026oral

The long-output context generation of large reasoning models enables extended chain of thought (CoT) but also drives rapid growth of the key–value (KV) cache, quickly overwhelming GPU memory. To address this challenge, we propose ThinKV, a thought-adaptive KV cache compression framework. ThinKV is b…

Cited by 0SourceScholar
2025

VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool

AAAI 2025technical

Due to the growing complexity of modern Integrated Circuits (ICs), automating hardware design can prevent a significant amount of human error from the engineering process and result in less errors. Verilog is a popular hardware description language for designing and modeling digital systems; thus, V…

2022

Optimal Clipping and Magnitude-aware Differentiation for Improved Quantization-aware Training

ICML 2022spotlight

Data clipping is crucial in reducing noise in quantization operations and improving the achievable accuracy of quantization-aware training (QAT). Current practices rely on heuristics to set clipping threshold scalars and cannot be shown to be optimal. We propose Optimally Clipped Tensors And Vectors…

Cited by 45SourcePDFScholar