2019
Low-power Programmable Processor for Fast Fourier Transform Based on Transport Triggered Architecture
ICASSP 2019accepted
This paper describes a low-power processor tailored for fast Fourier transform computations where transport triggering template is exploited. The processor is software-programmable while retaining an energy-efficiency comparable to existing fixed-function implementations. The power savings are achie…