Seungheon Lee

Two-Stage Unit Tying for Simplifying Differentiable Logic Gate Networks

Differentiable logic gate networks map learned models directly to gate-level circuits, enabling ultra-low-latency inference, yet their logic footprint often exceeds FPGA capacity budgets. Tightly fitting a trained model to a target FPGA requires a post-training mechanism to trade off network complex…