2016
TC: Throughput centric successive cancellation decoder hardware implementation for polar codes
ICASSP 2016accepted
This paper presents a hardware architecture of fast simplified successive cancellation (fast-SSC) algorithm for polar codes, which significantly reduces the decoding latency and dramatically increases the throughput. Algorithmically, fast-SSC algorithm suffers from the fact that its decoder scheduli…