QiMeng-VPID: Verification-Grounded Port-Level Iterative Decomposition for Complex Verilog Generation
While Large Language Models (LLMs) have shown promise in translating natural-language specifications to Register-Transfer Level (RTL) designs, they often fail on complex, port-rich IPs. Existing frameworks typically separate generation from debugging, relying on static decomposition and iterative re